The analytical temperature model of coaxial through-silicon-via (C-TSV)-based three-dimensional integrated circuit (3D IC) is developed based on the Fourier' law of heat transfer and energy conservation, and is verified by employing ANSYS. Based on the theoretical model, several design guidelines are concluded. From the point of thermal management, 1) TSV should be inserted with high density; 2) Cu is a better material than Al and W; 3) the 3D IC layer should be as few as possible; 4) the silicon substrate thickness should be as thin as possible; 5) the temperature-sensitive modules should be placed near TSV and heat sink.
Introduction
The three-dimensional integrated circuit (3D IC) has attracted tremendous interest in semiconductor industry consists of multiple dies stacked into a single chip [1] .
The key enabling technology for 3D IC is through-silicon-via (TSV) [2] , which allows for implementing vertical electrical connections between active layers and thus a reduction of global interconnects and total wire-length. Therefore, TSV-based 3D IC can provide higher timing performance, lower power consumption, and smaller chip footprint area [3] .
The coaxial TSV (C-TSV) offers superior electrical performance in high frequency applications than ordinary cylindrical and annular TSVs [4] , and consequently has drawn more and more attentions of researchers. By now, the electrical and thermo-mechanical performances of C-TSV-based 3D IC have been studied sufficiently [5] [6] [7] [8] . However, there is hardly research focusing on the temperature performance and thermal management.
In this letter, the analytical model of the temperature of C-TSV-based 3D IC is developed and verified, based on which the temperature performance is investigated and several design guidelines are given.
Analytical model
The schematic of a C-TSV-based n-layer 3D IC is shown in Fig. 1 (a) . Every die is comprised by silicon substrate layer and back end of line (BEOL) metal-dielectric layer, and connected to neighboring dies through a bonding layer. The package and heat sink is at the top and bottom, respectively [8] . On the right side of Fig. 1 (a), the drawing of partial enlargement of the cross-sectional view of C-TSV is also given, which is composed of the metallic core, surrounding silicon dioxide and metallic annuluses, and outer oxide liner to separate metal from silicon substrate [9] .
In general, one-dimensional approximation is always assumed to evaluate the thermal behavior of TSV-based 3D IC [10] . That is to say, uniform heat flows to the ambient through the heat sink and package, neglecting horizontal heat spreading. Fig. 1 (b) shows the equivalent thermal resistance network, where Tamb is the ambient temperature; RBEOL, RSi, Rbond, RC-TSV, Rhs, and Rpk represent the thermal resistances of BEOL, silicon substrate, bonding layer, C-TSV, heat sink, and package, respectively; j=1, 2,…, n, is the jth layer of 3D IC; Rj is the total thermal resistance of the jth layer; Tj is the temperature at the top of the jth layer; Qj is the heat generation of the jth layer, including the device power on the top of the each substrate surface and interconnects power in each BEOL layer; qj is the heat flow from the jth to the (j-1)th layer. According to the Fourier' law of heat transfer and energy conservation, the analytical expression for temperature of the top of the ith layer of an n-layer 3D IC can be described as [10]     1 hs hs amb 1 1 1 1 hs hs hs
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We define C-TSV insertion density ρ as a ratio of C-TSV-occupied area and the total die area S. According to Ohm's Law, the total thermal resistance of the first layer R1 and the jth (j=2,3, …, n,) layer Rj can be expressed as
where kBEOL, kSi, and kbond are the thermal conductivities and tBEOL, tSi, and tbond, are the thicknesses of BEOL, silicon substrate, and bonding layer, respectively; kTSV is the thermal conductivity of TSV metal; tTSV is the height of C-TSV; rm, tm, and td are the inner metal radius, outer metal thickness, and dielectric thickness of C-TSV, respectively. By substituting Eqs. (2)~(5), we can obtain the analytical expression for temperature of C-TSV-based 3D IC.
Model verification
Finite element method (FEM) simulation is performed using ANSYS [11] to verify the analytical model for the temperature of C-TSV-based 3D IC, taking a ten-layer 3D IC for instance. In the FEM simulation, the internal heat generation is selected for the top surface of substrate and the body of BEOL, the perfectly insulated boundary condition is applied to the four side surfaces; and the ambient temperature of 27℃ is fixed to the top surface of package and the bottom surface of heat sink. The structure and physical parameters used for the FEM simulation and analytical model are listed in Tables I and II, respectively. Layer number of C-TSV-based 3D IC Fig. 2 . Temperature distribution of a ten-layer C-TSV-based 3D IC. Fig. 2 compares the temperature results obtained from the analytical model and FEM simulation for a ten-layer 3D IC. It is shown that, the results of analytical model consistent well with the FEM simulation data, which proves the accuracy of the analytical model. In addition, the temperature of the layer close to the heat sink is much lower than that of the layers far from heat sink, duo to the high transmission efficiency of heat sink. The top two layers have the similar temperature, since the package can dissipate some heat of the top layer.
Design guidelines
In this section, according to the analytical model, the impacts of several crucial parameters of C-TSV-based 3D IC on the temperature are analyzed, based on which the design guidelines are given for the thermal management of C-TSV-based 3D IC. show the temperature variation of C-TSV-based 3D IC with TSV insertion density, TSV metal material, 3D IC layer, and silicon substrate thickness, respectively. It is shown that, firstly, as the C-TSV insertion density increases, the temperature of 3D IC except the first layer decreases obviously, especially when the C-TSV insertion density is low. For the first layer of a ten-layer 3D IC, the temperature increases as the C-TSV insertion density increases. The reason is that, the first layer is the heat diffusion path of other layers. The faster the heat diffusion, the more the heat gathered in the first layer and the higher the temperature. Secondly, although it induces thermal stress during the fabrication process [4] , Cu is the best choice from the point of thermal management, due to the larger thermal conductivity than Al and W. Thirdly, the temperature of each layer of C-TSV-based 3D IC decreases almost linearly as the 3D IC layer or the silicon substrate thickness decreases. Finally, the layers near heat sink possess lower temperature than those near package, since the heat sink has a larger thermal conductivity than package.
On the basis of the analysis above, it can be concluded some design guidelines as follows. From the point of thermal management, 1) TSV should be inserted with high density especially near the temperature-sensitive modules, and dummy TSV should be inserted as much as possible for heat transfer; 2) Cu is a better material than Al and W; 3) the layer of 3D IC should be as few as possible; 4) the silicon substrate thickness should be as thin as possible; 5) the temperature-sensitive modules should be placed near TSV and heat sink.
Conclusion
In this letter, the analytical model of the temperature of C-TSV-based 3D IC is developed according to the Fourier' law of heat transfer and energy conservation. And then, the analytical model is verified by employing ANSYS software, taking a ten-layer 3D IC for instance. It is shown that the results of analytical model consistent well with the FEM simulation data. Using the analytical model, the impacts of several variables on the temperature are investigated, based on which the design guidelines are given for the thermal management of C-TSV-based 3D IC.
